Normal view MARC view ISBD view

Design through Verilog HDL: Padmanabhan, Tattamangalam R.; Bala Tripura Sundari, B.

Padmanabhan, Tattamangalam R.

Design through Verilog HDL: Padmanabhan, Tattamangalam R.; Bala Tripura Sundari, B. - India Wiley 2009 - 455

Include Index

ISBN: 9788126519316

Subjects--Topical Terms:
Engineering

Dewey Class. No.: 621.392 / PAD-D

Print
Add to your cart (remove)
Suggest for purchase
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Design through Verilog HDL: Padmanabhan, Tattamangalam R.; Bala Tripura Sundari, B.

About

Links

Location